Here are
3 public repositories
matching this topic...
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
Design of a frequency synthesizer to generate the 20 GHz output signal from 100 MHz input using ?????? of 1.2V in Cadence 65nm CMOS process
-
Updated
Apr 19, 2023
-
Verilog
Improve this page
Add a description, image, and links to the
charge-pump
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
charge-pump
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.